

FIG. 1




FIG. 2

210





FIG. 3

212



end_cond= (FILTER && LDCF) ? (Fdone1 && Cdone1)
: ((FILTER) ? Fdone1 : Cdone1)




FIG. 4

222




FIG. 5




FIG. 6A




FIG. 6B

FIG. 8 is a block diagram of a digital filter implementation.




FIG. 8




FIG. 9




FIG. 10

sent to the multiplier stage

Direct Input Pipeline




FIG. 11

FIG. 12

1012

1010




FIG. 12




FIG.13




FIG. 14

